## **IEEE 2015 VLSI TITLES**

S.NO	TITLES	YEAR
1.	Aging-Aware Reliable Multiplier Design With Adaptive	2015
	Hold Logic	
2.	Fault Tolerant Parallel Filters Based on Error Correction	2015
	Codes	
3.	Design and Analysis of Approximate	2015
	Compressors for Multiplication	
4.	Novel Design Algorithm for Low Complexity	2015
	Programmable FIR Filters Based on Extended Double	
	Base Number System	
5.	Floating-Point Butterfly Architecture Based on Binary	2015
	Signed-Digit Representation	
6.	Implementation of Subthreshold Adiabatic Logic for	2015
	Ultralow-Power Application	
7.	Novel Block-Formulation and Area-Delay-Efficient	2015
	Reconfigurable Interpolation Filter Architecture for	
	Multi-Standard SDR Application	
8.	A High-Performance FIR Filter Architecture for Fixed and	2015
	Reconfigurable Applications	
9.	High-Speed and Energy-Efficient Carry Skip Adder	2015
	Operating Under a Wide Range of Supply Voltage Levels	
10.	Low-Power and Area-Efficient Shift Register Using Pulsed	2015
	Latches	
	1	

11.	Array-Based Approximate Arithmetic Computing: A	2015
	General Model and Applications to Multiplier and Squarer	
	Design	
12.	Recursive Approach to the Design of a Parallel Self-Timed	2015
	Adder	
13.	Further Desensitized FIR Half band Filters	2015
14.	Design and Analysis of Inexact Floating-Point Adder	2015
15.	Scalable Verification of a Generic End-Around-Carry	2015
	Adder for Floating-Point Units by Coq	
16.	An Efficient Constant Multiplier Architecture Based on	2015
	Vertical-Horizontal Binary Common Sub-expression	
	Elimination Algorithm for Reconfigurable FIR Filter	
	Synthesis	
17.	A Generalized Algorithm and Reconfigurable Architecture	2015
	for Efficient and Scalable Orthogonal Approximation of	
	DCT	